Embedded Parallel Implementation of LDPC Decoder for Ultra-Reliable Low-Latency Communications
Figure 1
(a) H matrix with N=12 variable nodes j and M=9 control nodes ci. (b) Corresponding Tanner graph. Figure 1 is reproduced from Benhayoun et al. [16] (under the creative commons attribution license/public domain).
